

WHAT IS CLAIMED IS:

1. A semiconductor memory comprising:

a floating gate electrode;

5 a first source/drain region having a diode structure employed for controlling the potential of said floating gate electrode; and

a second source/drain region formed to hold a channel region between said first source/drain region and said 10 second source/drain region.

*sub A* >> 2. The semiconductor memory according to claim 1,

wherein

15 a negative voltage is applied to said first source/drain region having a diode structure in erasing.

3. The semiconductor memory according to claim 1,

wherein

said first source/drain region includes:

20 a second conductivity type first impurity region (*X<sub>1n</sub>*) formed on a first layer consisting of a first conductivity type semiconductor, and

a first conductivity type second impurity region (*X<sub>1p</sub>* & *X<sub>1c</sub>*) formed inside said first impurity region, and

25 said first impurity region is formed on the overall

region between said first layer and said second impurity region.

4. The semiconductor memory according to claim 3,  
5 wherein

said second impurity region includes: (4) a fourth  
a first conductivity type third impurity region (4)

formed on said first layer to be in contact with said  
first impurity region, and (4)

10 a fourth impurity region formed by a first  
conductivity type semiconductor film embedded in said  
third impurity region.

5b A2 > 5. The semiconductor memory according to claim 1,  
15 wherein

said second impurity region is capacitively coupled  
with said floating gate electrode through a first  
insulator film.

20 6. The semiconductor memory according to claim 5,  
further comprising:

a control gate electrode formed on said channel  
region through a gate insulator film,

25 a semiconductor region formed between said control  
gate electrode and said floating gate electrode,

43626262626262626262

a first tunnel insulator film formed between said semiconductor region and said control gate electrode, and

a second tunnel insulator film formed between said semiconductor region and said floating gate electrode,

5 for writing data by injecting hot carriers into said floating gate electrode from said control gate electrode through said first tunnel insulator film, said semiconductor region and said second tunnel insulator film.

10 7. The semiconductor memory according to claim 6,  
wherein

the area of said first insulator film located between said second impurity region and said floating gate electrode is larger than the area of said second tunnel insulator film located between said semiconductor region and said floating gate electrode.

15 8. The semiconductor memory according to claim 7,  
wherein

20 a voltage applied to said second impurity region is transmitted to said floating gate electrode through electrostatic coupling between said second impurity region and said floating gate electrode so that a transistor having said floating gate electrode as the gate enters an  
25 ON state and the potential of said semiconductor region

reaches a level substantially identical to the potential of said second impurity region.

9. The semiconductor memory according to claim 6,  
5 wherein

said semiconductor region has a second conductivity type.

10. The semiconductor memory according to claim 6,  
10 wherein

the width of said semiconductor region is set substantially not more than the mean free path of carriers, transmitted through the barrier of said first tunnel insulator film between said control gate electrode and said semiconductor region, having energy necessary for tunneling through the barrier of said second tunnel insulator film.

11. The semiconductor memory according to claim 5,  
20 further comprising:

a control gate electrode formed on said channel region through a gate insulator film, and  
a tunnel insulator film formed between said control

for writing data by injecting hot carriers from said

channel region into said floating gate electrode.

12. The semiconductor memory according to claim 1,  
further comprising:

5           a control gate electrode formed on said channel  
region through a gate insulator film, and  
  
              a tunnel insulator film formed between said control  
gate electrode and said floating gate electrode, wherein  
  
              the thickness of said gate insulator film located  
10      under said control gate electrode is smaller than the  
thickness of said tunnel insulator film located between  
said control gate electrode and said floating gate  
electrode.

13. The semiconductor memory according to claim 12,  
wherein

the thickness of said gate insulator film located under said control gate electrode is not more than half the thickness of said tunnel insulator film located between said control gate electrode and said floating gate electrode.

14. A semiconductor device comprising:

a first source/drain region and a second source/drain  
region formed on a first layer consisting of a first

conductivity type semiconductor to hold a channel region therebetween; and

a gate electrode formed on said channel region,  
wherein

5 either said first source/drain region or said second source/drain region has a diode structure.

15. The semiconductor device according to claim 14,  
wherein

10 said first or second source/drain region having a diode structure includes:

a second conductivity type first impurity region formed on said first layer consisting of said first conductivity type semiconductor, and

15 a first conductivity type second impurity region formed inside said first impurity region, and

said first impurity region is formed on the overall region between said first layer and said second impurity region.